View AT25010N-10SI-27_1085267.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* Serial Peripheral Interface (SPI) Compatible * Supports SPI Modes 0 (0,0) and 3 (1,1) * Low-voltage and Standard-voltage Operation
- 2.7 (VCC = 2.7V to 5.5V)
* 3.0 MHz Clock Rate (5V) * 8-byte Page Mode * Block Write Protection
- Protect 1/4, 1/2, or Entire Array
* Write Protect (WP) Pin and Write Disable Instructions for
Both Hardware and Software Data Protection
* Self-timed Write Cycle (10 ms max) * High Reliability
- Endurance: One Million Write Cycles - Data Retention: 100 Years * Automotive Grade Devices Available * 8-lead PDIP and 8-lead JEDEC SOIC Packages
SPI Serial EEPROMs
1K (128 x 8) 2K (256 x 8) 4K (512 x 8)
Description
The AT25010/020/040 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 128/256/512 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low voltage operation are essential. The AT25010/020/040 is available in space saving 8-lead PDIP and 8-lead JEDEC SOIC packages. The AT25010/020/040 is enabled through the Chip Select pin (CS) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate ERASE cycle is required before WRITE. BLOCK WRITE protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.
AT25010 AT25020 AT25040
Pin Configurations
Pin Name CS SCK SI SO GND VCC WP HOLD Function Chip Select Serial Data Clock Serial Data Input Serial Data Output Ground Power Supply Write Protect Suspends Serial Input
CS SO WP GND CS SO WP GND
8-lead PDIP
1 2 3 4 8 7 6 5 VCC HOLD SCK SI
8-lead SOIC
1 2 3 4 8 7 6 5 VCC HOLD SCK SI
Rev. 0606M-SEEPR-06/03
1
Absolute Maximum Ratings*
Operating Temperature................................. -55C to + 125C Storage Temperature .................................... -65C to + 150C Voltage on Any Pin with Respect to Ground ....................................-1.0V to + 7.0V Maximum Operating Voltage .......................................... 6.25V DC Output Current........................................................ 5.0 mA *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Block Diagram
2
AT25010/020/040
0606M-SEEPR-06/03
AT25010/020/040
Pin Capacitance (1)
Applicable over recommended operating range from TA = 25C, f = 1.0 MHz, VCC = +5.0V (unless otherwise noted).
Symbol COUT CIN Note: Test Conditions Output Capacitance (SO) Input Capacitance (CS, SCK, SI, WP, HOLD) 1. This parameter is characterized and is not 100% tested. Max 8 6 Units pF pF Conditions VOUT = 0V VIN = 0V
DC Characteristics
Applicable over recommended operating range from: TAI = -40C to +85C, VCC = +2.7V to +5.5V, VCC = +2.7V to +5.5V (unless otherwise noted).
Symbol VCC1 VCC2 ICC1 ICC2 ISB1 ISB2 IIL IOL VIL(2) VIH
(2)
Parameter Supply Voltage Supply Voltage Supply Current Supply Current Standby Current Standby Current Input Leakage Output Leakage Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Output Low Voltage Output High Voltage
Test Condition
Min 2.7 4.5
Max 5.5 5.5 3.0 6.0 5 10
Units V V mA mA A A A A V V V V
VCC = 5.0V at 1 MHz, SO = Open, Read VCC = 5.0V at 2 MHz, SO = Open, Read, Write VCC = 2.7V VCC = 5.0V VIN = 0V to VCC VIN = 0V to VCC, TAC = 0C to 70C CS = VCC CS = VCC -0.6 -0.6 -0.6 VCC x 0.7 4.5V VCC 5.5V 2.7V VCC 5.5V IOL = 2.0 mA IOH = -1.0 mA IOL = 0.15 mA IOH = -100 A VCC - 0.2 VCC - 0.8
3.0 3.0 VCC x 0.3 VCC + 0.5 0.4
VOL1 VOH1 VOL2 VOH2 Note:
0.2
V V
1. This parameter is preliminary and Atmel may change the specifications upon further characterization. 2. VIL min and VIH max are reference only and are not tested.
3
0606M-SEEPR-06/03
AC Characteristics
Applicable over recommended operating range from TAI = -40C to +85C, VCC = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).
Symbol fSCK tRI tFI tWH tWL tCS tCSS tCSH tSU tH tHD tCD tV tHO tLZ tHZ tDIS tWC Endurance(1) Note: Parameter SCK Clock Frequency Input Rise Time Input Fall Time SCK High Time SCK Low Time CS High Time CS Setup Time CS Hold Time Data In Setup Time Data In Hold Time Hold Setup Time Hold Hold Time Output Valid Output Hold Time Hold to Output Low Z Hold to Output High Z Output Disable Time Write Cycle Time 5.0V, 25C, Page Mode Voltage 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 4.5 - 5.5 2.7 - 5.5 1M 133 200 133 200 250 250 250 250 250 250 50 50 50 100 100 100 200 200 0 0 0 0 0 0 100 100 100 100 250 500 5 10 133 200 Min 0 0 Max 3.0 2.1 2 2 2 2 Units MHz s s ns ns ns ns ns ns ns ns ns ns ns ns ns ns ms Write Cycles
1. This parameter is characterized and is not 100% tested.
4
AT25010/020/040
0606M-SEEPR-06/03
AT25010/020/040
Serial Interface Description
MASTER: The device that generates the serial clock. SLAVE: Because the Serial Clock pin (SCK) is always an input, the AT25010/020/040 always operates as a slave. TRANSMITTER/RECEIVER: The AT25010/020/040 has separate pins designated for data transmission (SO) and reception (SI). MSB: The Most Significant Bit (MSB) is the first bit transmitted and received. SERIAL OP-CODE: After the device is selected with CS going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed. The op-code also contains address bit A8 in both the READ and WRITE instructions. INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25010/020/040, and the serial output pin (SO) will remain in a high impedance state un til the falling edge of CS is de tected a gain. This will reinitialize the serial communication. CHIP SELECT: The AT25010/020/040 is selected when the CS pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state. H O LD : Th e H O LD p in is u se d in co n jun ctio n w it h the C S pin to s e le ct th e AT25010/020/040. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state. WRITE PROTECT: The write protect pin (WP) will allow normal read/write operations when held high. When the WP pin is brought low, all write operations are inhibited. WP going low while CS is still low will interrupt a write to the AT25010/020/040. If the internal write cycle has already been initiated, WP going low will have no effect on any write operation.
5
0606M-SEEPR-06/03
SPI Serial Interface
Functional Description
The AT25010/020/040 is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6805 and 68HC11 series of microcontrollers. The AT25010/020/040 utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 1. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low CS transition. Table 1. Instruction Set for the AT25010/020/040
Instruction Name WREN WRDI RDSR WRSR READ WRITE Instruction Format 0000 X110 0000 X100 0000 X101 0000 X001 0000 A011 0000 A010 Operation Set Write Enable Latch Reset Write Enable Latch Read Status Register Write Status Register Read Data from Memory Array Write Data to Memory Array
Note:
"A" represents MSB address bit A8.
6
AT25010/020/040
0606M-SEEPR-06/03
AT25010/020/040
WRITE ENABLE (WREN): The device will power up in the write disable state when VCC is applied. All programming instructions must therefore be preceded by a Write Enable instruction. The WP pin must be held high during a WREN instruction. WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the WP pin. READ STATUS REGISTER (RDSR): The Read Status Register instruction provides access to the status register. The READY/BUSY and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction. Table 2. Status Register Format
Bit 7 X Bit 6 X Bit 5 X Bit 4 X Bit 3 BP1 Bit 2 BP0 Bit 1 WEN Bit 0 RDY
Table 3. Read Status Register Bit Definition
Bit Bit 0 (RDY) Bit 1 (WEN) Bit 2 (BP0) Bit 3 (BP1) Definition Bit 0 = 0 (RDY) indicates the device is READY. Bit 0 = 1 indicates the write cycle is in progress. Bit 1 = 0 indicates the device is not WRITE ENABLED. Bit 1 = 1 indicates the device is WRITE ENABLED. See Table 4. See Table 4.
Bits 4-7 are 0s when device is not in an internal write cycle. Bits 0-7 are 1s during an internal write cycle.
WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25010/020/040 is divided into four array segments. Top quarter (1/4), Top half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be READ only. The block write protection levels and corresponding status register control bits are shown in Table 4. The two bits, BP1 and BP0 are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. WREN, tWC, RDSR). Table 4. Block Write Protect Bits
Status Register Bits Level 0 1 (1/4) 2 (1/2) 3 (All) BP1 0 0 1 1 BP0 0 1 0 1 AT25010 None 60-7F 40-7F 00-7F Array Addresses Protected AT25020 None C0-FF 80-FF 00-FF AT25040 None 180-1FF 100-1FF 000-1FF
7
0606M-SEEPR-06/03
READ SEQUENCE (READ): Reading the AT25010/020/040 via the SO (Serial Output) pin requires the following sequence. After the CS line is pulled low to select a device, the READ op-code (including A8) is transmitted via the SI line followed by the byte address to be read (A7-A0). Upon completion, any data on the SI line will be ignored. The data (D7-D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the CS line should be driven high after the data comes out. The READ sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous READ cycle. WRITE SEQUENCE (WRITE): In order to program the AT25010/020/040, the Write Protect pin (WP) must be held high and two separate instructions must be executed. First, the device must be write enabled via the Write Enable (WREN) Instruction. Then a Write (WRITE) Instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal write cycle, all commands will be ignored except the RDSR instruction. A Write Instruction requires the following sequence. After the CS line is pulled low to select the device, the WRITE op-code (including A8) is transmitted via the SI line followed by the byte address (A7-A0) and the data (D7-D0) to be programmed. Programming will start after the CS pin is brought high. (The LOW to High transition of the CS pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit. The READY/BUSY status of the device can be determined by initiating a READ STATUS REGISTER (RDSR) Instruction. If Bit 0 = 1, the WRITE cycle is still in progress. If Bit 0 = 0, the WRITE cycle has ended. Only the READ STATUS REGISTER instruction is enabled during the WRITE programming cycle. The AT25010/020/040 is capable of an 8-byte PAGE WRITE operation. After each byte of data is received, the three low order address bits are internally incremented by one; the six high order bits of the address will remain constant. If more than 8 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25010/020/040 is automatically returned to the write disable state at the completion of a WRITE cycle. NOTE: If the WP pin is brought low or if the device is not Write enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when CS is brought high. A new CS falling edge is required to re-initiate the serial communication.
8
AT25010/020/040
0606M-SEEPR-06/03
AT25010/020/040
Timing Diagrams
Synchronous Data Timing (for mode 0)
VIH CS VIL t CSS VIH SCK VIL t SU VIH SI VIL tV VOH SO VOL HI-Z t HO t DIS HI-Z VALID IN tH t WH t WL t CSH t CS
WREN Timing
WRDI Timing
9
0606M-SEEPR-06/03
RDSR Timing
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
INSTRUCTION SI
SO
HIGH IMPEDANCE
DATA OUT
7 6 5 4 3 2 1 0
MSB
WRSR Timing
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
INSTRUCTION SI
7 6 5
DATA IN
4 3 2 1 0
SO
HIGH IMPEDANCE
READ Timing
10
AT25010/020/040
0606M-SEEPR-06/03
AT25010/020/040
WRITE Timing
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
SCK
INSTRUCTION SI
8 7
BYTE ADDRESS
6 5 4 3 2 1 0 7 6 5
DATA IN
4 3 2 1 0
9TH BIT OF ADDRESS HIGH IMPEDANCE
SO
HOLD Timing
CS
tCD tCD
SCK
tHD
HOLD
tHZ
tHD
SO
tLZ
11
0606M-SEEPR-06/03
AT25010 Ordering Information
Ordering Code AT25010-10PI-2.7 AT25010N-10SI-2.7 Note: Package 8P3 8S1 Operation Range Industrial (-40C to 85C)
For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables.
Package Type 8P3 8S1 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options -2.7 Low Voltage (2.7V to 5.5V)
12
AT25010/020/040
0606M-SEEPR-06/03
AT25010/020/040
AT25020 Ordering Information
Ordering Code AT25020-10PI-2.7 AT25020N-10SI-2.7 Note: Package 8P3 8S1 Operation Range Industrial (-40C to 85C)
For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables.
Package Type 8P3 8S1 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options -2.7 Low Voltage (2.7V to 5.5V)
13
0606M-SEEPR-06/03
AT25040 Ordering Information
Ordering Code AT25040-10PI-2.7 AT25040N-10SI-2.7 Note: Package 8P3 8S1 Operation Range Industrial (-40C to 85C)
For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables.
Package Type 8P3 8S1 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options -2.7 Low Voltage (2.7V to 5.5V)
14
AT25010/020/040
0606M-SEEPR-06/03
AT25010/020/040
Packaging Information
8P3 - PDIP
E E1
1
N
Top View
c eA
End View
D e D1 A2 A
SYMBOL
COMMON DIMENSIONS (Unit of Measure = inches) MIN NOM MAX NOTE
A A2 b b2 b3 c D 0.115 0.014 0.045 0.030 0.008 0.355 0.005 0.300 0.240 0.310 0.250 0.100 BSC 0.300 BSC 0.115 0.130 0.130 0.018 0.060 0.039 0.010 0.365
0.210 0.195 0.022 0.070 0.045 0.014 0.400
2
5 6 6
3 3
b2 b3
4 PLCS
L
D1 E E1 e eA L
b
0.325 0.280
4 3
Side View
4 0.150 2
Notes:
1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information. 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3. 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch. 4. E and eA measured with the leads constrained to be perpendicular to datum. 5. Pointed or rounded lead tips are preferred to ease insertion. 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).
01/09/02 2325 Orchard Parkway San Jose, CA 95131 TITLE 8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP) DRAWING NO. 8P3 REV. B
R
15
0606M-SEEPR-06/03
8S1 - JEDEC SOIC
3
2
1
H
N
Top View
e B A
D
Side View
SYMBOL A
COMMON DIMENSIONS (Unit of Measure = mm) MIN - - - - - NOM - - - - - 1.27 BSC - - - - 6.20 1.27 MAX 1.75 0.51 0.25 5.00 4.00 NOTE
A2
C
B C D E
L E
e H L
End View
Note: This drawing is for general information only. Refer to JEDEC Drawing MS-012 for proper dimensions, tolerances, datums, etc.
10/10/01 2325 Orchard Parkway San Jose, CA 95131 TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) DRAWING NO. 8S1 REV. A
R
16
AT25010/020/040
0606M-SEEPR-06/03
Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.
(c) Atmel Corporation 2003. All rights reserved. Atmel(R) and combinations thereof, are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others. Printed on recycled paper.
0606M-SEEPR-06/03 xM

▲Up To Search▲

Price & Availability of AT25010N-10SI-27

	To Download AT25010N-10SI-27 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .